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Abstract—Aluminum Electrolytic Capacitor (AEC) is one of 
the weakest components in power electronic converters. As the 
degradation of AEC happens, its equivalent series resistance (ESR) 
increases and the capacitance (C) decreases. Therefore, online 
monitoring of ESR and C to predict AEC’s life has great 
significance for ensuring safe and reliable operation of converters. 
In this paper, an online monitoring scheme is proposed for buck 
converters, aiming to estimate the ESR and C of AEC at the 
output side. The proposed scheme utilizes large-signal load 
transient trajectories to estimate the AEC parameters and has a 
relatively low sampling frequency. By analyzing the relationship 
between the transient trajectory and capacitor parameters, the 
ESR is directly calculated using the voltage and current step 
values at the initial instant of the transient. Further, C is 
calculated utilizing a calculation model derived from the 
output-voltage load transient trajectory. Corresponding 
simulation analysis and an online monitoring system 
implementation are provided. Furthermore, a 48V-12V buck 
converter with a digital PI controller and an analog V2 controller 
is built to verify the proposed online estimation method. The 
experimental results of the estimated ESR and C are consistent 
with the results measured by an LCR meter, and the estimation 
error is less than 10%. 
 
Index Terms—Aluminum electrolytic capacitor (AEC), online 
monitoring, equivalent series resistance (ESR), capacitance (C), 
large-signal load transient trajectory. 
I. INTRODUCTION 
luminum electrolytic capacitors (AEC) is one of the key 
components in power electronic converters [1]−[3], but it 
is vulnerable to degradation and causes converter failures 
[4]−[6]. As reported in [7] and [8] around 30% of the faults in 
converters are due to the aging of AECs. So it is essential to 
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monitor the health state of AEC and replace it with a healthy 
one before its degradation [9]−[11]. 
Recent studies have illustrated that the equivalent series 
resistance (ESR) of AEC increases and the capacitance (C) 
decreases with the degradation of the AEC [12]. Generally, the 
AEC is considered to have lapsed when the ESR increases to 
2.8 times and/or the C reduces to 80% of its initial value at the 
same temperature [13]. Therefore, various ESR and C 
monitoring methods are proposed to assess the health state of 
AEC in dc-dc converters. In [14]−[16], offline approaches 
including sinusoidal waveforms injection method and physical 
assessment method are proposed to obtain the ESR and C. 
These methods are easily implemented, however, they impact 
the normal operation of the converter [17].  
To improve the drawback of offline methods, different ESR 
and/or C online monitoring approaches are introduced for dc-dc 
converters in [18]−[41]. One commonly used ESR and C online 
monitoring method is small-perturbation-injection (SPI) based 
method. In [18], a low-frequency small perturbation signal is 
injected to the duty cycle and the health of the AEC is estimated 
using the low-frequency impedance. In [19]−[22], a 
pseudo-random binary sequence (PRBS) is injected to the duty 
cycle, then the parameters of the converter are obtained based 
on the average model. These methods have realized the full 
parameters monitoring of the dc-dc converter. However, a large 
amount of time is required to run complex identification 
algorithms. The switching frequency of the above-mentioned 
converters is relatively low (20 kHz), which limit their 
application in high-frequency dc-dc converters. Moreover, the 
perturbation signals may easily impose additional power losses 
in the converters. 
As the steady-state ripple signals of dc-dc converters are 
directly related to the capacitor parameters, various steady-state 
ripple (SSR) based methods are proposed to reduce the 
complexity of identification algorithms. In [23], the ESR of a 
buck converter is estimated based on the dc value of capacitor 
voltage ripple extracted using filter and rectifier circuits. In [24], 
the ripple voltage jump and the inductor current peak are 
sampled to obtain the ESR of a boost converter. In [25]−[29], 
the ESR is calculated based on the relationship between ripple 
voltage and inductor current. These methods mentioned above 
effectively estimate the ESR of AEC in dc-dc converters. 
However, special-designed current sensors, oscilloscope, PC, 
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and/or high-speed data acquisition card are required to extract 
and analyze the high-frequency small-amplitude ripple signals 
[30]. Considering the film capacitor across AEC may reduce 
the estimation accuracy of ESR, it is essential to add the 
monitoring of C. [2] and [31] use the voltage ripple sampled at 
particular instants to calculate the ESR and C of the AEC. This 
method can online estimate both ESR and C. And, the 
implementation is relatively simple, but the amplification 
factor of the ripple extraction circuit cannot be adaptive to the 
temperature variation, which decreases the estimation accuracy 
[32]. Moreover, various circuit model (CM) based methods are 
proposed to online estimate AEC parameters [33]−[39]. The 
estimation accuracy of these methods is relatively high, 
however, they require high-speed sampling devices to 
accurately obtain the circuit parameters (the sampling 
frequency is more than 150 times the switching frequency of 
converters), which increases the hardware cost.  
To avoid the sampling of high-frequency small-amplitude 
ripple signals, an output voltage transient analysis based 
scheme is proposed for a full-bridge converter in [40]. The 
implementation of the online estimation of ESR is easy, but it 
does not provide an accurate estimation model and the error is 
relatively large. Moreover, using the data fitting of transient 
voltage, a capacitance estimation scheme is proposed for a 
phase-shifted ZVS converter in [41]. However, it is a 
quasi-online monitoring scheme. As we know, non-isolated 
buck converters often encounter step change in the load current, 
which causes an output voltage deviation during transients [42]. 
Compared with the high-frequency small-amplitude 
steady-state ripple signals, the transient voltage deviation has 
the features of large-amplitude and long time scale. By 
analyzing the relationship between the large-signal load 
transient trajectory and capacitor parameters, this paper 
presents an online monitoring scheme for buck converters, 
aiming to estimate the output capacitor’s ESR and C. The ESR 
is directly calculated using the voltage and current step values 
at the initial instant of the transient. The C is calculated utilizing 
the calculation model derived from the output voltage transient 
trajectory. Experimental results demonstrate that the proposed 
online ESR and C estimation method is feasible.  
This paper is organized as follows: Section II presents the 
idea of the proposed AEC online estimation scheme. Section III 
gives the calculation model of ESR and C as well as the 
simulation results. Section IV describes the implementation 
method and experimental results. Finally, conclusions are 
drawn in Section V. 
II. THE PROPOSED MONITORING SCHEME 
In this paper, a large-signal transient trajectory analysis 
(LS-TTA) based scheme is proposed to online estimate the 
aluminum electrolytic capacitors (AEC) parameters of a buck 
converter. Referring to Fig. 1, the buck converter is comprised 
of two individual semiconductor switches S1 (indicated in 
purple), S2 (indicated in blue), output inductor L, and output 
capacitor Co, where the output capacitor (AEC) is equivalent to  
 
Fig. 1.  Main circuit of a synchronous buck converter with an equivalent model 
of AEC. 
 
Fig. 2.  Block diagram of the SSR based monitoring scheme and the proposed 
LS-TTA scheme. 
 
the series connection of a pure resistor RC (ESR) and a pure 
capacitor C. 
Fig. 2 gives the block diagram of the proposed LS-TTA 
scheme, which consists of a signal conditioning circuit, a 
transient detection circuit and a microcontroller unit (MCU). 
The signal conditioning circuit is employed to adjust the 
voltage and current signals to make them adapt to the MCU. 
The transient detection circuit is designed to detect the 
large-signal load transient, so as to trigger the analog-to-digital 
(AD) converter to sample the transient voltage and current 
signals. Using the sampled transient voltage vo[n] and current 
io[n], the ESR and C are estimated, in order to realize the health 
state monitoring of AEC. 
For comparison, Fig. 2 also shows the block diagram of the 
conventional steady-state ripple (SSR) based scheme. Different 
from the proposed scheme, the SSR scheme uses steady-state 
ripple signals to estimate the ESR and C. In the SSR scheme, 
the steady-state voltage and/or current ripples are obtained by a 
ripple extraction circuit consisting of a high-pass filter and an 
amplifier. Then using the MCU or PC to sample the ripple 
signals vos[n], iLs[n] to compute the ESR and C. In [2], the pulse 
width modulation (PWM) signal is also needed as shown in the 
dotted line in Fig. 2. 
Taking the unloading transient as an example, Fig. 3 (a) 
gives the steady-state and transient response waveforms of the 
output voltage vo (indicated in red line), where the switching 
frequency fs=200 kHz. 
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Fig. 3.  Steady-state and unloading transient response waveforms of output 
voltage vo . (a) Steady-state and unloading transient waveforms. (b) 
Steady-state waveforms under 10 times of magnification. (c) Transient 
sampling waveforms when fsampling= 3fs, fsampling= 10fs and fsampling= 20fs. (d) 
Steady-state sampling waveforms when fsampling= 3fs, fsampling= 10fs and fsampling= 
20fs. (e) Transient sampling waveform when fsampling= fs.  
 
Referring to Fig. 3(a), before the moment t0, the converter 
works in steady state and vo equals to the reference voltage Vref. 
At t0, a large-signal negative load current step occurs, the 
converter works in a transient. Compared with the 
high-frequency small-amplitude steady-state voltage ripple, the 
voltage signals vo during transient has the characteristics of 
large amplitude and long time scale. Fig. 3(b) shows the 
detailed waveform of a steady-state ripple during ta to tb, whose 
amplitude ΔVripple is amplified 10 times. To compare the 
differences between sampling transient trajectory and 
steady-state ripple, Fig. 3(c) and Fig. 3(d) give their sampling 
waveforms vo[n] and vos[n], respectively. Here, three different 
sampling frequencies fsampling are taken as examples, i.e., 
fsampling= 3fs, fsampling= 10fs and fsampling= 20fs. From Fig. 3 (c) and 
Fig. 3 (d), it is known that vo[n] can represent the transient 
trajectory of vo when using a relatively low sampling frequency 
(e.g. fsampling= 3fs). However, the sampled signal vos[n] can 
accurately represent the steady-state voltage ripple only under 
the case that fsampling> 10fs. From Fig. 3 (a), the transient 
trajectory is a long time-scale signal, whose period is larger 
than the switching cycle Ts. A lower sampling frequency (e.g. 
fsampling= fs) satisfies the Nyquist rate [43]. Fig. 3 (e) gives the 
transient sampling waveform when fsampling= fs. It is illustrated 
that vo[n] can represent the transient trajectory when fsampling= fs.  
Based on the above analysis, it is found that sampling of the 
transient voltage trajectory does not require very high sampling 
frequency when compared with the sampling of steady-state 
ripple signals. Therefore, the main idea of the proposed scheme 
is to use the transient voltage trajectory to online estimate the 
AEC parameters to realize the health monitoring of AEC. 
 
Fig. 4.  Detailed unloading transient response waveforms for buck converter. 
III. CALCULATION MODEL AND SIMULATION VERIFICATION 
A. Calculation model of ESR and C 
Fig. 4 gives the detailed unloading transient response 
waveforms of output voltage vo, pure capacitor voltage vC, ESR 
voltage vR, inductor current iL, load current io and capacitor 
current iC. At t0 (t=0), a negative load current step ∆I occurs, the 
capacitor absorbs the excess current, so as to cause the 
capacitor to charge and enable the capacitor voltage vC increase 
[44]. At t1, iL reaches the new load current, the capacitor stops 
charging and starts to discharge so as to cause vC to decrease. 
Here, defining the charging period as T.  
Assuming vo is constant during t0~t1, the inductor current 
slew rate is  
L o= d d .k i t v L=                                   (1) 
At arbitrary moment t, the capacitor current iC is calculated as  
( )C = .i t I kt∆ −                                     (2) 
The charge absorbed by the capacitor, i.e., the area of striped 
shadow region is calculated as  
( ) ( ) ( )C0
1= d 2 .
2
t
Q t i t t t I kt∆ = ∆ −∫                       (3) 
From Fig. 1 and Fig. 4, vo=vC+vR. Two factors determine the 
output voltage overshoot ∆vo during the charged interval t0~t1: 
voltage overshoot ∆vR due to the ESR and voltage overshoot 
∆vC due to charge of the capacitor, thus, we have  
( ) ( )
( ) ( ) ( )
( ) ( )
( ) ( )
o ref o
o C R
C
R C C
=
=
.
v t V v t
v t v t v t
v t Q t C
v t R i t
+ ∆

∆ = ∆ + ∆

∆ ∆
∆ =
                      (4) 
Substituting (2), (3) into (4), the voltage overshoot ∆vo is 
calculated as  
( ) 2o C C
1 .
2
I kv t t t IR kR t
C C
∆
∆ = − + ∆ −                  (5) 
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Fig. 5.  Waveforms of sampling signal vo[n], io[n] during an unloading transient. 
 
Similarly, the voltage undershoot ∆v′o for a positive load step 
∆I is calculated as (6), where the inductor current slew rate 
k′=(vi−vo)/L.  
( ) 2o C C
1 .
2
I kv t t t IR k R t
C C
′∆′ ′∆ = − + ∆ −                   (6) 
At t=0, referring to Fig. 3, (5) and (6) are simplified as 
∆vo(t=0)=∆v′o(t=0)=∆IRC, i.e.,  
0 0
C .
V V
R
I I
′∆ ∆
= =
∆ ∆
                                 (7) 
Referring to the transient sampling waveforms in Fig. 5, 
equation (7) is written as (8), where fsampling= fs and vos[n], ios[n] 
are the steady-state sampling signals.  
o os
C
o os
[0] [ ]
.
[0] [ ]
v v n
R
i i n
−
=
−
                               (8) 
In Fig. 5, vo[m], io[m] and vo[n], io[n] are the sampling signals at 
the sampling moments tm and tn. According to (5) and (6), the 
capacitance C is estimated as 
( ) ( )
( )
2 2
o os n m n m
o o C n m
2 [0] [ ]
.
2 [ ] [ ]
i i n t t k t t
C
v n v m kR t t
− − − −
=
− + −  
              (9) 
For the actual system, vo is not constant during transients. 
Hence, the inductor current slew rate k can be approximately 
calculated by the average value of vo, i.e.,  
( ) ( )o= [ ] +1 .nmk v n n m L−∑                         (10) 
B. Estimation error analysis 
In the above analysis, we assume that vo=Vref when a load 
transient occurs (i.e., at t0). Considering the effect of 
steady-state ripple voltage ∆Vripple, Fig. 6 shows the unloading 
transient waveforms of output voltage and inductor current 
under two special cases. In Case I, the load transient occurs 
when vo reaches the maximum value of the ripple voltage, i.e., 
vo= Vref+∆Vripple. In Case II, the transient occurs when vo reaches 
the minimum value, i.e., vo= Vref−∆Vripple. According to (7),  
 
Fig. 6.  Unloading transient waveforms of output voltage and inductor current 
when considering the effect of steady-state ripple voltage.  
 
both of the two cases have the maximum estimation error δmax 
of ESR, which is calculated as  
max ripple .V Iδ = ∆ ∆                                 (11) 
From (11), it is known that δmax decreases as ∆I increases, 
therefore, a large-signal load step is more suitable for 
parameters estimation. According to Fig. 5, in order to realize 
the capacitance estimation, the time intervals T at least 3 times 
the switching period Ts. Therefore, we define the large-signal 
load transient as T≥4Ts. From Fig. 4 and Fig. 5, T=ΔI/k ≈ 
(ΔI×L)/Vref. Hence, the restrictive condition of estimation is 
calculated as  
( ) ( )s o s ref4 4 .I T v L T V L∆ ≥ ≈                         (12) 
C. Simulation verification 
To verify the proposed ESR and C estimation method, 
synchronous buck converters with different capacitor 
parameters are built in the PSIM simulation environment. The 
main circuit parameters are given as follows: Vi=48 V, Vo=12 V, 
L=50 µH, C=220 µF/100 µF, fs=200 kHz. Analog 
proportional-integral (PI) controller is chosen as an example, 
the proportion coefficient kp and integral constant τ are 1.2 and 
0.003 respectively. It is important to note that the C and ESR 
utilized in the simulation are assumed values, which are used to 
simulate the parameter change of capacitors. 
According to the restrictive condition in (12), ∆I should 
satisfy the relationship that ∆I≥ 4.8 A. Taking 5 A unloading 
transient as an example, Fig. 7 gives the simulation results, 
where Fig. 7(a) shows the results for C=220 µF and Fig. 7(b) 
shows that for C=100 µF. In the simulations, three different 
resistance values (50 mΩ, 100 mΩ and 150 mΩ) are connected 
in series with capacitors to simulate the ESR, the corresponding 
output voltage and inductor current waveforms are shown in 
Fig. 7.  
From Fig. 7, it is known that the transient voltage trajectory 
changes when the capacitor parameters are changed. The 
maximum voltage overshoot is determined by the capacitance 
when ESR is small, otherwise, it is determined by the ESR. 
According to the transient trajectory and (8)~(10), the 
estimated ESR and C are listed in Table I. The calculation 
results in Table I illustrate the feasibility of the proposed 
method. However, because of the effect of steady-state ripple 
voltage, the transient jump voltage ∆V0 =vo[0]−Vref has errors,  
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Fig. 7.  Simulation results for the case that ∆I is constant (∆I=5 A). (a): 
C=220  µF, ESR equals 50 mΩ, 100 mΩ and 150 mΩ. (b): C=100 µF, ESR 
equals 50 mΩ, 100 mΩ and 150 mΩ. 
 
TABLE I 
ESTIMATED RESULTS FOR THE CASE THAT ∆I IS CONSTANT 
Reference Values 
(Assumed Values) 
Estimated ESR Estimated C 
Value(mΩ) Error(%) Value(µF) Error(%) 
220 µF, 50 mΩ 48.4 3.2 210.1 4.5 
220 µF, 100 mΩ 94.6 5.4 233.3 6 
220 µF, 150 mΩ 139.7 6.8 237.3 7.8 
100 µF, 50 mΩ 48.7 2.6 103.5 3.5 
100 µF, 100 mΩ 95.1 4.9 105.6 5.6 
100 µF, 150 mΩ 140.2 6.5 107.4 7.4 
 
which leads to that the estimated ESR is inaccurate. The results 
demonstrate that the error of ESR is less 7% and the accuracy 
increases as the ESR decreases. In practice, we can use the 
average values of multiple estimated to define the ESR, in order 
to improve the accuracy. Moreover, from (9), it is known that 
the C is obtained using the estimated ESR, therefore, its error is 
relatively large. 
In order to verify the ability of the proposed scheme to 
estimate ESR and C under different load steps, simulation 
results for different load steps (∆I equals to 6 A, 7 A and 8 A) 
are given in Fig. 8, where Fig. 8(a) shows the results when 
C=220 µF, ESR=100 mΩ and Fig. 8(b) shows that for C=100 
µF, ESR=100 mΩ. According to the simulation waveforms, the 
calculation results are listed in Table II. The estimated results  
 
Fig. 8.  Simulation results for the case that ∆I equals to 6 A, 7 A, and 8 A. (a): 
C=220 µF, ESR=100 mΩ. (b): C=100 µF, ESR=100 mΩ. 
 
TABLE II 
ESTIMATED RESULTS FOR THE CASE THAT ESR IS CONSTANT 
Reference Values 
(Assumed Values) 
Load 
Steps 
Estimated ESR Estimated C 
Value 
(mΩ) 
Error 
(%) 
Value 
(µF) 
Error 
(%) 
220 µF, 100 mΩ 
6 A 96.4 3.6 232.4 5.6 
7 A 97.1 2.9 229.7 4.4 
8 A 97.6 2.4 227.5 3.4 
100 µF, 100 mΩ 
6 A 97 3 104.5 4.5 
7 A 97.9 2.1 102.9 2.9 
8 A 98.1 1.9 101.7 1.7 
 
illustrate that the proposed method is feasible in the case of 
different load steps. The estimation errors decrease as ∆I 
increases, and the error is relatively large when ∆I is small. 
Digital controlled buck converters are also widely used in 
modern engineering applications. Fig. 9 shows the simulation 
for digital PI controlled converter, where C=220 µF, 
ESR=100  mΩ, ∆I=5 A, kp =0.6, τ=0.0015. Comparing with the 
analog controller, digital controller has a control delay tdelay. 
Here, the triangle-wave modulation is utilized and tdelay ≈1.5 Ts 
[43]. To accurately estimate C, we set  
m 0 delay .t t t− ≥                                  (13) 
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Fig. 9.  Simulation results for digital controlled buck converter  
 
TABLE III 
ESTIMATED RESULTS FOR DIGITAL CONTROLLED BUCK CONVERTER 
Reference Values 
(Assumed Values) 
Estimated ESR Estimated C 
Value 
(mΩ) 
Error 
(%) 
Value 
(µF) 
Error 
(%) 
220 µF, 100 mΩ 97.6 2.4 238.4 8.3 
 
Considering the control delay, (9) can be written as  
( ) ( ) ( )
( )
2 2
o os n m n delay m delay
o o C n m
2 [0] [ ]
.
2 [ ] [ ]
i i n t t k t t t t
C
v n v m kR t t
 − − − − − −  =
− + −  
(14) 
According to the simulation waveforms, the calculation results 
are listed in Table III. The estimated results illustrate the 
proposed method is feasible for digital controlled converters. 
IV. MONITORING SYSTEM DESIGN AND EXPERIMENTAL 
VERIFICATION 
To verify the proposed AEC health online monitoring 
scheme, 48V-12V synchronous buck converters with digital PI 
controller and analog V2 controller are built and tested. The key 
parameters of the buck converters are given as follows: Vi=48 V, 
Vo=12 V, L=49.2 µH, C=220 µF/100 µF, fs=200 kHz. Three 
types of capacitors are selected for experimental verification, 
where the type of Capacitors I, II is Nichicon 220  µF/25 V 
(85  ˚C), the type of Capacitor III is Nichicon 100 µF/25 V 
(85  ˚C). The Capacitors I, III are new capacitors, and Capacitor 
II is a new capacitor connected in series with a resistor (used to 
simulate the parameters change).  
A. Initial parameters acquirement  
The proposed AEC health assessment scheme is based on the 
comparison of online estimated parameters and initial 
parameters. As reported in [45], the initial values ESR0, C0 of 
ESR and C change with the variation of ambient temperature 
Tem. ESR0 and C0 can be written as 
( )
( )
0
0
Tem
Tem
ESR Tem e
C Tem e
γ
ν
α β
χ λ
−
−
 = +

= +
                         (15) 
 
 
Fig. 10.  ESR0 and C0 variation versus temperature of one capacitor 
(220  µF/25  V).  
 
Fig. 11.  Transient detection circuit. 
 
TABLE IV 
CHARACTERISTICS COEFFICIENTS OF ESR0 AND C0 
Coefficients Capacitor I (220µF/25V) 
Capacitor II 
(220µF/25V) 
Capacitor III 
(100µF/25V) 
α (Ω) 0.05959 0.1779 0.1246 
β (Ω) 0.01791 0.01791 0.03181 
γ (˚C) 21 21 26 
χ (F) 0.0006006 0.0006006 0.00002726 
λ (F) −0.0004166 −0.0004166 −0.00001816 
ν (˚C) 980 980 880 
 
where α, β, γ, χ, λ, and ν are characteristics coefficients. To 
obtain these coefficients, the initial values at different operating 
temperatures are offline measured by using LCR meter (GW 
Instek LCR-8000G). Taking Capacitors I as an example, Fig. 
10 shows the measurement results. Using curve fitting [23], 
[28], the values of these coefficients are listed in Table IV.  
B. Transient detection circuit design 
Referring to Fig. 11, an RC differential circuit consisting of 
Ctd and Rtd is used for the load transient detection, and 
comparator is employed for the threshold detection (vth and v-th 
is the threshold voltage). According to the detection principle 
discussed in [36], the parameters are designed as Ctd=500 pF, 
Rtd=10 kΩ. 
C. Sampling moment selection 
In the analysis of Section III, we ignore the equivalent series 
inductance (ESL) of AEC. Considering the ESL, Fig. 12(a) 
gives the equivalent circuit. Under the effect of ESL, the output 
voltage jump ∆V0 at the load step moment t0 consists of two 
parts, i.e., the voltage jump ∆VR_0 caused by ESR and voltage 
jump ∆VL_0 caused by ESL, as shown in Fig. 12(b).  
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Fig. 12.  The transient waveforms when considering the ESL. (a) Equivalent 
circuit. (a) Transient waveforms. (c) Detailed transient waveforms near the 
moment t0.  
 
From Fig. 12 (b), the voltage jump ∆VL_0 is a short-time 
transient signal and it only occurs near the instant t0 (the 
shadow area). To calculate ∆VL_0 and its attenuation time, Fig. 
12 (c) gives the detailed waveforms of ∆VL_0 and ∆I near the 
moment t0. At t0, the load current starts to change, it reaches the 
new value at t0′, and the time interval from t0 to t0′ is extremely 
short (close to 0). According to the circuit law [47], 
∆VL_0=ESL•dio/dt. At t0′, the energy stored in the ESL starts to 
release. Ignoring the effect of capacitor near t0, the circuit is 
approximated as an LR resonance circuit. The attenuation time 
TL is about as 4 time constant of, i.e.,  
( )L o4 .T ESL ESR R≈ +                              (16) 
For Capacitors I, II and III, the measured ESL is all about 
10  nH. Using (16), for a 5 A load current, the values of TL are 
about 0.02 µs. To avoid the sampling of vESL, the sampling of 
vo[0] should be after the moment that t0+TL. 
D. Experimental results 
Fig. 13 shows the photo of the built experimental platform, 
where the Buck Converter I employs a digital PI controller, and 
Converter II utilizes the analog V2 control scheme. For 
Converter I, the MCU TMS320F28377D is used to implement 
the digital control algorithm as well as the online estimation of 
ESR and C, i.e., the equations (9) and (14). For Converter II, the 
MCU is only used for online monitoring of AEC. In 
experiments, all measurements and tests are done under room 
temperature (i.e., Tem =20 ˚C). According to (15), the initial 
values of Capacitors I, II and III are listed in Table V.  
The detailed AEC online monitoring flowchart is shown in 
Fig. 14, where the ambient temperature is measured using the 
internal temperature sensor in the MCU. When the load 
transient happens, the transient detection circuit generates a 
pulse signal to trigger the external interrupt of MCU and 
enables the ADC to sample the voltage and current signals at 
the transient initial moment (i.e., t0+TL) to realize the 
calculation of ESR. Then the ADC starts to sample the transient 
voltage and current trajectories to calculate C. It is known that 
the capacitor aging is a slow process. There is no need to 
estimate capacitor parameters in real-time. Therefore, the 
online estimation is only taken when the load step satisfies the 
restrictive condition in (12). Referring to Fig. 14, to avoid the 
false triggering of external interrupt, the interrupt pin of MCU 
is set as input qualification mode [48]. Here, unwanted noises 
are eliminated by a sampling window, the width of the 
sampling window is defined as three system clock of MCU.  
 
Fig. 13.  Experimental platform with converters and loads.  
 
 
Fig. 14.  Flowchart of the online monitoring system. 
 
TABLE V 
INITIAL VALUES OF CAPACITORS I, II AND III WHEN Tem =20 ˚C 
Capacitors Tested initial values 
Capacitor I: 220 µF/25 V 66.6 mΩ, 193.8 µF 
Capacitor II: 220 µF/25 V 184.9 mΩ, 193.8 µF 
Capacitor III: 100 µF/25 V 139.8 mΩ, 95.6 µF 
 
Moreover, in order to ensure the sampling and calculation 
are not affected by other processes, such as the next load 
change, the external interrupt during the parameter estimation 
period is disabled. From the right part of Fig. 14, a median 
value filter and average algorithm are used to inhabit random 
error and improve the measurement accuracy. Actually, a 
whole process of parameter estimation is considerably short 
compared with the capacitor aging [32]. Therefore, the test 
times Ntest can be set larger to obtain more accurate results.  
1) Case of digital PI controlled buck converter: Fig. 15 
gives the experimental results of the Converter I under different 
unloading transients (at 20 ˚C), where the PWM utilizes the 
triangle-wave modulation and tdelay ≈1.5 Ts. The ADC 
resolution is 12 bits, the controller parameters are kp =0.35, 
τ=0.0025. Fig. 15 (a)~(b) show the results when Capacitor I is 
used, Fig. 15 (c)~(d), and Fig. 15 (e)~(f) show that when 
Capacitor II and III are employed. In each sub-graph, the left 
part shows the experimental waveforms, including output 
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voltage vo, inductor current iL, output current i0 and the 
unloading transient detection signal vT. The right part of each 
sub-graph gives the voltage and current data sampled by the 
MCU. Using the proposed monitoring method, the estimated 
ESR and C are listed in Table VI. 
According to the experimental waveforms in Fig. 15, it is 
found that the duty cycle of the buck converter can reach 0% 
during unloading transients (the period from t0 to t1) when the 
designed controller parameters are ideal. To verify the 
feasibility of the proposed scheme under the case that the 
controller parameters are non-ideal (the duty cycle is 
approximately equal to 0.8 during t0 to t1), Fig. 16 gives the 
experimental results when Capacitor I is used and ∆I=5.5 A, kp 
=0.25, τ=0.0025. It is found that the transient voltage trajectory 
is close to the ideal voltage trajectory. Using (14), the estimated 
C is 211.6 µF and the error is less 10%, which validated that the 
capability of the proposed scheme.  
2) Case of analog V2 controlled buck converter: To verify 
the feasibility of the proposed monitoring scheme for the 
converter controlled by different types of controllers. Fig. 17 
 
 
TABLE VI 
ESTIMATED ESR AND C FOR CONVERTER I 
Load steps Capacitors 
Estimated ESR Estimated C 
Value 
(mΩ) 
Error 
(%) 
Value 
(µF) 
Error 
(%) 
∆I=5.5 A 
(6.5 A →1 A) 
Capacitor I 71.1 6.7 210.1 8.4 
Capacitor II 198.6 7.4 212.4 9.6 
Capacitor III 149.3 6.8 102.8 7.5 
∆I=8.5 A 
(9.5 A →1 A) 
Capacitor I 70.3 5.6 205.4 5.9 
Capacitor II 195.9 5.9 206.3 6.4 
Capacitor III 147.5 5.5 101.2 5.9 
 
gives the experimental results of the buck converter using V2 
controller, where the error amplifier parameters are kp =0.1, 
τ=0.001. Here, Capacitor II is used and Fig. 17 (a), (b) show the 
results when ∆I=5.5 A and 8.5 A, respectively. Using the 
proposed method, the estimated ESR and C are as listed in 
Table VII. 
 
 
(a)                                                                                                   (b) 
 
(c)                                                                                                   (d) 
 
(e)                                                                                                   (f) 
Fig. 15 Experimental results of the buck converter using a digital PI controller. (a) Using Capacitor I, ∆I=5.5 A. (b) Using Capacitor I, ∆I=8.5 A. (c) Using 
Capacitor II, ∆I=5.5 A. (d) Using Capacitor II, ∆I=8.5 A. (e) Using Capacitor III, ∆I=5.5 A. (f) Using Capacitor III, ∆I=8.5 A. 
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Fig. 16 Experimental results of the buck converter using a digital PI controller 
with non-ideal parameters. 
 
(a) 
 
(b) 
Fig. 17 Experimental results of the buck converter using an analog V2 controller. 
(a) Using Capacitor II, ∆I=5.5 A. (b) Using Capacitor II, ∆I=5.5 A. 
 
TABLE VII 
ESTIMATED ESR AND C FOR CONVERTER II 
Load steps Capacitors 
Estimated ESR Estimated C 
Value 
(mΩ) 
Error 
(%) 
Value 
(µF) 
Error 
(%) 
∆I=5.5 A 
(6.5 A →1 A) Capacitor II 192.7 4.2 205.3 5.9 
∆I=8.5 A 
(9.5 A →1 A) Capacitor II 189.6 2.5 198.9 2.6 
 
From Tables VI and VII, it is demonstrated that the proposed 
ESR and C estimation method is feasible, and the estimation 
error is less than 10%. For comparison, Table VIII lists the 
existing ESR and/or C measurement methods for buck 
converters, where N is the number of sampling points during 
one switching cycle. The results illustrate that the proposed 
method is more suitable for high-frequency converters, 
compared to the SPI based methods. When comparing with the 
SSR and CM based methods, it is found that the number of 
sampling points is relatively low. However, the estimation error 
is relatively large, which is similar to that in [2]. It is the price of 
decreasing the sampling frequency. 
E. Additional cost analysis 
The proposed LS-TTA scheme induces extra hardware and 
software as with other capacitor monitoring schemes. To 
compare the extra cost, Table IX summarizes the additional 
hardware and software demand for capacitor monitoring in 
dc-dc converters. Here, the oscilloscope works as a signal 
sample device, which is used to sample and save 
high-frequency small-amplitude voltage and current signals. 
The PC works as a powerful signal processor to run complex 
identification algorithms.  
 
TABLE VIII 
COMPARISON WITH THE EXISTING CAPACITOR MONITORING METHODS FOR BUCK CONVERTERS 
Approach Input/ Output 
Health 
Indicator Description fs N Error 
Offline method N/A ESR, C [14]: Modulated sinusoidal waveforms are injected to the tested capacitor N/A N/A Less than 16% 
SPI based 
method 10V/3.3V ESR, C 
[19], [20], [21]: Small signal injection to obtain available 
signals, then using filter and optimization algorithm to calculate 
ESR and C 
20 kHz 1 Less than 1% 
SSR based 
method 
48V/24V ESR [23]: Using circuits to extract the dc value of ripple voltage 50 kHz N/A N/A 
10V/5V ESR [25]: Ripple current extraction using Rogowski Coil sensor 50 kHz, 100 kHz 
Large than 
100 Less than 5% 
12V/5V ESR [26]: Using the relationship between the slopes of the input current and of the output voltage 20 kHz 100 Less than 5% 
23V/10.7V ESR [27]: Empirical mode decomposition (EMD) algorithm on ripple voltage and inductor current 100 kHz N/A Less than 5% 
24V/12V ESR [29]: Wavelet transform denoising (WTD) algorithm on ripple voltage and inductor current 44.5 kHz 2247 Less than 1% 
13-120V/ 
12V ESR, C [2]: Sampling voltage ripple at particular moments 
10 kHz, 
100 kHz 2 Less than 10% 
CM based 
method 
30V/15V ESR, C [33]: Hybrid model 20 kHz 150 Less than 7% 
12V/1.2-1
0.8V ESR, C [35]: Continuous time model 20 kHz 25 Less than 10% 
24V/5.3V C [38]: Adaptive model observes 300 kHz 666 Less than 5% 
Proposed 
scheme 48V/12V ESR, C Load transient trajectory analysis 200 kHz 1 Less than 10% 
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TABLE IX 
ADDITIONAL HARDWARE AND SOFTWARE FOR CAPACITOR ONLINE MONITORING IN DC-DC CONVERTERS 
Type Method Topology Signal detection circuit/ device 
Main additional 
component  Data processing tool 
Algorithm 
complexity Ref. 
I 
SPI Buck Not required Not required MCU (also as a controller), PC, Matlab + + + 
[19]− 
[21] 
SPI Interleaved boost Not required Not required 
FPGA, ARM (also as a 
controller), PC + + + [22] 
II 
SSR Non-isolated dc-dc Ripple extraction circuit 
Rogowski Coil sensor (× 
1) PC, DS1104 board + 
[1], 
[25] 
SSR Boost Ripple extraction circuit, signal conditioning circuit Amplifier (× 1) PCI card, PC with Matlab + [24] 
SSR Buck Oscilloscope Not mentioned PC with Matlab + [26] 
SSR Boost Oscilloscope 
Tunnel 
magnetoresistance 
sensor (× 2) 
PC with Matlab + [28] 
SSR Buck Oscilloscope Not mentioned PC with Matlab + + [29] 
SSR  Boost Oscilloscope Not mentioned PC with Matlab + [30] 
CM Buck, boost Signal conditioning circuit Hall sensor (× 1), PC, PCI card, Matlab + + [33]− [37] 
CM Buck Analog signal interface Not mentioned PC, dSPACE (also as a controller) + + [38] 
CM Boost Oscilloscope Not mentioned PC with Matlab + + [39] 
III 
SSR Buck PWM trigger circuit, ripple extraction circuit 
Transformer (× 2), 
Amplifier (× 4), 
Comparator (× 1), 
D flip-flop (× 2) 
MCU + [2] 
SSR Flyback PWM trigger circuit, ripple extraction circuit 
Transformer (× 2), 
Amplifier (× 4), 
Comparator (× 2), 
D flip-flop (× 3) 
MCU + [17] [32] 
SSR Buck DC voltage extraction circuit Not mentioned 
Not required (Unable to 
obtain parameter value) + [23] 
SSR PV boost Ripple extraction circuit Comparator (× 2) MCU (also as a controller) + [31] 
Proposed LS-TTA Buck Unloading transient detection circuit 
Hall sensor(× 1), 
Comparator (× 1) 
MCU (also as a controller 
for digital control) +  
 
TABLE X 
FEATURES OF DIFFERENT CATEGORIES IN TABLE IX [18] 
Type Description Features 
I Software dependent No additional hardware; High computational complexity, which limits the switching frequency. 
II Hardware dependent 
Expensive high-speed sampling devices, such as oscilloscope, data acquisition card, are needed; 
Relatively low computational complexity, however, large amounts of data require to be processed by 
powerful software, such as MATLAB. 
III Economy Sampling frequency and computational complexity are low, the condition monitoring can be taken using an MCU and low-cost signal processing circuits. 
 
According to the dependence on software or hardware, these 
schemes can be divided into three categories. Table X shows 
the descriptions and main features of these categories. 
Referring to Table IX and Table X, the hardware and software 
demand of the proposed scheme is lower than that in Type I and 
Type II, which is similar to that in Type III. Moreover, 
compared to the schemes of Type III, the number of additional 
components in the proposed scheme is relatively low.  
V. CONCLUSION 
In the paper, a transient trajectory analysis based scheme is 
proposed to online estimate the ESR and C of output capacitor 
for buck converters. Using the relationship between capacitor 
parameters and output voltage transient trajectory, the ESR and 
C are calculated. The main features of the proposed scheme are 
as follows: 1) Considering non-isolated buck converters often 
encounter step change in the load current, the ESR and C are 
estimated using transient trajectory. 2) Large-amplitude 
transient voltage signals are utilized to estimate the capacitor 
parameters, without sampling high-frequency small-amplitude 
ripple signals. With the application of the proposed method to 
48V-12V synchronous buck converters, experimental results 
demonstrate that the method is feasible. 
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